357 lines
9.8 KiB
C
357 lines
9.8 KiB
C
/**
|
|
******************************************************************************
|
|
* @file misc.h
|
|
* @author HUGE-IC Application Team
|
|
* @version V1.0.0
|
|
* @date 2021.01.14
|
|
* @brief This file contains all the PowerDomain firmware functions.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© COPYRIGHT 2021 HUGE-IC</center></h2>
|
|
*
|
|
*
|
|
* Revision History
|
|
* V1.0.0 2021.01.14 First Release, move from sysctrl
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
#ifndef __MISC_H__
|
|
#define __MISC_H__
|
|
|
|
#include "typesdef.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef VENUS_END
|
|
/*******************************************************************/
|
|
/* Venus to be continue */
|
|
/*******************************************************************/
|
|
#endif
|
|
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
///** @defgroup SYSMONITOR MACRO-DEF & Exported_Functions
|
|
// * @{
|
|
// */
|
|
typedef struct
|
|
{
|
|
__IO uint32 CHx_LMT_L;
|
|
__IO uint32 CHx_LMT_H;
|
|
__IO uint32 CHx_ERR_ADR;
|
|
// uint32 RESERVEDx;
|
|
} SYS_MNT_CH_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
__IO uint32 CTRL;
|
|
__IO uint32 PND;
|
|
__IO uint32 CLR;
|
|
__IO uint32 RD;
|
|
__IO uint32 WR;
|
|
__IO uint32 CPU_PC0;
|
|
__IO uint32 CPU_PC1;
|
|
__IO uint32 CPU_PC2;
|
|
__IO uint32 CPU_PC3;
|
|
SYS_MNT_CH_TypeDef SYS_MNT_CH;
|
|
} SYS_MNT_TypeDef;
|
|
|
|
#define SYSMNT ((SYS_MNT_TypeDef *) SYS_MNT_BASE)
|
|
|
|
/** @addtogroup Template_Project
|
|
* @{
|
|
*/
|
|
#define LL_SYSMONITOR_CHN_EN(n) (BIT(n))
|
|
#define LL_SYSMONITOR_CHN_CAP_RANGE_INTER(n) (BIT(n+4))
|
|
#define LL_SYSMONITOR_CHN_CAP_RANGE_OUTER(n) (0)
|
|
#define LL_SYSMONITOR_CAP_PC_EN (1UL << 6)
|
|
#define LL_SYSMONITOR_INT_EN (1UL << 7)
|
|
#define LL_SYSMONITOR_CH0_SEL(n) (((n) & 0x1F) << 8)
|
|
#define LL_SYSMONITOR_CH0_SEL_MSK ((0x1F) << 8)
|
|
#define LL_SYSMONITOR_CH0_CAP_READ ((1UL) << 18)
|
|
#define LL_SYSMONITOR_CH0_CAP_WRITE ((1UL) << 19)
|
|
#define LL_SYSMONITOR_CH0_CAP_MODE(n) ((((n) & 0x3)) << 18)
|
|
|
|
#define LL_SYSMONITOR_CLEAR_REGISTER() do { SYSMNT->CLR = 1; } while(0)
|
|
|
|
/** @addtogroup XXX
|
|
* @{
|
|
*/
|
|
typedef enum {
|
|
LL_SYSMONITOR_CHN_LMAC_WAVE_TX = (0),
|
|
LL_SYSMONITOR_CHN_LMAC_WAVE_RX = (1),
|
|
LL_SYSMONITOR_CHN_LMAC_TX = (2),
|
|
LL_SYSMONITOR_CHN_LMAC_RX = (3),
|
|
LL_SYSMONITOR_CHN_SDIO = (4),
|
|
LL_SYSMONITOR_CHN_USB20 = (5),
|
|
LL_SYSMONITOR_CHN_USB11 = (6),
|
|
LL_SYSMONITOR_CHN_GMAC_RX = (7),
|
|
LL_SYSMONITOR_CHN_GMAC_TX = (8),
|
|
LL_SYSMONITOR_CHN_CPU_I_CODE_BUS = (9),
|
|
LL_SYSMONITOR_CHN_CPU_D_CODE_BUS = (10),
|
|
LL_SYSMONITOR_CHN_CPU_SYSBUS_BUS = (11),
|
|
} TYPE_ENUM_LL_SYSMONITOR_CH;
|
|
|
|
/** @addtogroup XXX
|
|
* @{
|
|
*/
|
|
typedef enum {
|
|
LL_SYSMONITOR_CAP_RANGE_INTER = (0),
|
|
LL_SYSMONITOR_CAP_RANGE_OUTER = (1),
|
|
} TYPE_ENUM_LL_SYSMONITOR_CAP_RANGE;
|
|
|
|
/** @addtogroup XXX
|
|
* @{
|
|
*/
|
|
typedef enum {
|
|
LL_SYSMONITOR_CAP_MODE_READ = (1),
|
|
LL_SYSMONITOR_CAP_MODE_WRITE = (2),
|
|
LL_SYSMONITOR_CAP_MODE_READ_OR_WRITE = (3),
|
|
} TYPE_ENUM_LL_SYSMONITOR_CAP_MODE;
|
|
|
|
typedef struct __ll_sysmonitor_cfg {
|
|
/*! System monitor interrupt enable
|
|
*/
|
|
bool int_en;
|
|
/*! System monitor sub channel : [0, 20]
|
|
*/
|
|
TYPE_ENUM_LL_SYSMONITOR_CH sub_chn;
|
|
/*! capture mode
|
|
*/
|
|
TYPE_ENUM_LL_SYSMONITOR_CAP_MODE cap_mode;
|
|
/*! capture range
|
|
*/
|
|
TYPE_ENUM_LL_SYSMONITOR_CAP_RANGE cap_range;
|
|
/*! Chx low limited address
|
|
*/
|
|
uint32 chx_limit_low;
|
|
/*! Chx high limited address
|
|
*/
|
|
uint32 chx_limit_high;
|
|
} TYPE_SYSMONITOR_CFG;
|
|
|
|
void sys_monitor_config(TYPE_SYSMONITOR_CFG *p_cfg);
|
|
void sys_monitor_reset(void);
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup EFUSE MACRO-DEF & Exported_Functions
|
|
* @{
|
|
*/
|
|
|
|
typedef struct
|
|
{
|
|
__IO uint32 EFUSE_CON;
|
|
__IO uint32 EFUSE_TIME_CON0;
|
|
__IO uint32 EFUSE_TIME_CON1;
|
|
__IO uint32 EFUSE_TIME_CON2;
|
|
__IO uint32 EFUSE_STATUS;
|
|
__IO uint32 EFUSE_ADDR_CNT;
|
|
__IO uint32 EFUSE_DATA;
|
|
} EFUSE_TypeDef;
|
|
|
|
#define EFUSE ((EFUSE_TypeDef *) EFUSE_BASE)
|
|
/* efuse timing define */
|
|
#define LL_EFUSE_POWER_FREQ 100000 /* 10us */
|
|
#define LL_EFUSE_PROGRAM_FREQ 100000 /* 10us (9~11uS) */
|
|
#define LL_EFUSE_READ_FREQ 10000000 /* 100ns ( > 36ns) */
|
|
|
|
uint16 sysctrl_efuse_config_and_read(uint32 addr, uint8 *p_buf, uint16 len);
|
|
void rf_para_efuse_check_valid(void);
|
|
void sysctrl_efuse_mac_addr_calc(uint8 *addr_buf);
|
|
void sysctrl_efuse_mac_addr_calc_uuid(uint8 *addr_buf);
|
|
uint16 sysctrl_efuse_get_customer_id(void);
|
|
uint32 sysctrl_efuse_get_smt_dat(void);
|
|
int32 tsensor_meas(uint8 sensor_idx);
|
|
|
|
/*******************************************************************/
|
|
/* RFADC */
|
|
/*******************************************************************/
|
|
typedef struct {
|
|
__IO uint32 RFADCDIGCON;
|
|
} RFADCDIG_TypeDef;
|
|
|
|
#define RFADCDIG ((RFADCDIG_TypeDef *) RFADCDIG_BASE)
|
|
|
|
#define RFADCDIGCON_ACS_ON_MSK BIT(0)
|
|
#define RFADCDIGCON_ACS_RW_MSK BIT(1)
|
|
#define RFADCDIGCON_ACS_ADDR_SHIFT 2
|
|
#define RFADCDIGCON_ACS_ADDR_MSK (0x1f<<RFADCDIGCON_ACS_ADDR_SHIFT)
|
|
#define RFADCDIGCON_ACS_DATA_SHIFT 7
|
|
#define RFADCDIGCON_ACS_DATA_MSK (0x3fffff<<RFADCDIGCON_ACS_DATA_SHIFT)
|
|
|
|
#define ADCOUTSEL 0 // 0: output data after calibration; 1: output data before calibration
|
|
|
|
/*******************************************************************/
|
|
/* RFADC */
|
|
/*******************************************************************/
|
|
|
|
enum lf_clk_src {
|
|
FROM_HOSC = 0,
|
|
FROM_RC32K = 2,
|
|
FROM_PB0 = 3,
|
|
};
|
|
|
|
enum lf_clk_count {
|
|
_1024_CYCLE = 0,
|
|
_512_CYCLE = 1,
|
|
_256_CYCLE = 2,
|
|
_128_CYCLE = 3,
|
|
_64_CYCLE = 4,
|
|
_32_CYCLE = 5,
|
|
_16_CYCLE = 6,
|
|
_8_CYCLE = 7,
|
|
};
|
|
|
|
enum dac_default_state {
|
|
POWER_OFF = 0,
|
|
SLEEP = 1,
|
|
STAND_BY = 2,
|
|
POWER_ON = 3
|
|
};
|
|
|
|
enum rf_bw {
|
|
BW_1M = 0,
|
|
BW_2M = 1,
|
|
BW_4M = 2,
|
|
BW_8M = 3
|
|
};
|
|
|
|
enum rf_parameter_type {
|
|
RF_EFUSE_ALL_SIM = 0,
|
|
ADC_CALIB_VAL = 1,
|
|
ADDA_TIM_OFFSET = 2,
|
|
TXDCOC_CALIB_VAL = 3,
|
|
TXIMB_CALIB_VAL = 4,
|
|
RXDCOC_CALIB_VAL = 5,
|
|
RXIMB_CALIB_VAL = 6
|
|
};
|
|
|
|
int32 tx_digi_gain_store(uint16 tx_digi_gain);
|
|
int32 sysctrl_internal_rf_sel_lo_freq(uint8 lo_freq_idx);
|
|
int32 is_xo_cs_calibed(void);
|
|
int32 is_xo_cto_calibed(void);
|
|
int32 xo_cs_store(uint8 xo_cs_val);
|
|
int32 sysctrl_get_xo_drcs(void);
|
|
int32 sysctrl_set_xo_drcs(uint16 xo_drcs);
|
|
void adc_cfg_reg_wr(uint8 addr, uint32 data);
|
|
uint32 adc_cfg_reg_rd(uint8 addr);
|
|
int32 is_adc_calibed(void);
|
|
void adc_init(void);
|
|
int32 adc_calib_res_store(void);
|
|
void adc_calib_res_restore(void);
|
|
void rfadc_calib_mode_soft_test(void);
|
|
|
|
int32 sysctrl_err_resp_icode_bus(uint8 enable);
|
|
int32 sysctrl_err_resp_dcode_bus(uint8 enable);
|
|
int32 sysctrl_err_resp_ahb2dma_bus(uint8 enable);
|
|
int32 sysctrl_err_resp_sdiodevice_bus(uint8 enable);
|
|
int32 sysctrl_err_resp_disable(void);
|
|
|
|
int32 sysctrl_get_chip_flash_size(void);
|
|
|
|
|
|
#ifdef PSRAM_HEAP
|
|
/** use when DMA source is psram
|
|
* 1、usage( this -> DMA kick)
|
|
*/
|
|
__STATIC_INLINE void sys_dcache_clean_range (uint32_t *addr, int32_t dsize)
|
|
{
|
|
if (((uint32)addr >= PSRAM_BASE) &&
|
|
((uint32)addr < PSRAM_END_ADDR) &&
|
|
csi_is_cache_enable()) {
|
|
ASSERT(!(((uint32)addr) & (BIT(CACHE_CIR_INV_ADDR_Pos)-1)));
|
|
csi_dcache_clean_range(addr, dsize);
|
|
}
|
|
}
|
|
/* usefor TCPIP CHKSUM */
|
|
__STATIC_INLINE void sys_dcache_clean_range_unaligned (uint32_t *addr, int32_t dsize)
|
|
{
|
|
if (((uint32)addr >= PSRAM_BASE) &&
|
|
((uint32)addr < PSRAM_END_ADDR) &&
|
|
csi_is_cache_enable()) {
|
|
csi_dcache_clean_range(addr, dsize);
|
|
}
|
|
}
|
|
|
|
|
|
/** use when DMA destination is psram
|
|
* 1、usage : ( this -> DMA) ;
|
|
*/
|
|
__STATIC_INLINE void sys_dcache_clean_invalid_range (uint32_t *addr, int32_t dsize)
|
|
{
|
|
if (((uint32)addr >= PSRAM_BASE) &&
|
|
((uint32)addr < PSRAM_END_ADDR) &&
|
|
csi_is_cache_enable()) {
|
|
//ASSERT(!(((uint32)addr) & (BIT(CACHE_CIR_INV_ADDR_Pos)-1)));
|
|
/* data head */
|
|
if ((uint32_t)addr & 0xF) {
|
|
csi_dcache_clean_invalid_range(addr, 16);
|
|
}
|
|
|
|
/* data tail */
|
|
if (((uint32_t)addr+dsize) & 0xF) {
|
|
csi_dcache_clean_invalid_range((addr+dsize), 16);
|
|
}
|
|
|
|
/* data all */
|
|
csi_dcache_invalid_range(addr, dsize);
|
|
}
|
|
}
|
|
|
|
|
|
/** use when DMA destination is psram
|
|
* 1、usage : ( DMA done-> this) ;
|
|
* 2、Precondition: dma buffer addr & size is 16byte aligned
|
|
* 3、DMA buffer size is not checked
|
|
*/
|
|
__STATIC_INLINE void sys_dcache_invalid_range (uint32_t *addr, int32_t dsize)
|
|
{
|
|
if (((uint32)addr >= PSRAM_BASE) &&
|
|
((uint32)addr < PSRAM_END_ADDR) &&
|
|
csi_is_cache_enable()) {
|
|
//ASSERT(!(((uint32)addr) & (BIT(CACHE_CIR_INV_ADDR_Pos)-1)));
|
|
csi_dcache_invalid_range(addr, dsize);
|
|
}
|
|
}
|
|
|
|
#else
|
|
#define sys_dcache_clean_range(addr, dsize)
|
|
#define sys_dcache_clean_range_unaligned(addr, dsize)
|
|
#define sys_dcache_clean_invalid_range(addr, dsize)
|
|
#define sys_dcache_invalid_range(addr, dsize)
|
|
#endif
|
|
|
|
|
|
|
|
int32 sysctrl_is_chipdcn_compid(void);
|
|
/* 速率：x Bps */
|
|
uint32_t sys_dma2ahb_bw_static(int32 printf_en);
|
|
/* miss rate : 万分之x */
|
|
uint32_t sys_csi_cache_static(int32 printf_en);
|
|
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif //__MISC_H__
|
|
|
|
|
|
|
|
/******************* (C) COPYRIGHT 2021 HUGE-IC *****END OF FILE****/
|
|
|
|
|